















Title: ZYNQ7020 484 CORE 1V0 250304		 正点原子
Author: ALIENTEK	Date: Wednesday, April 09, 2025	
Version: V1.0	File: 02 FPGA Bank0	
Size: A4	Sheet 2 of 11	




BANK13和BANK33为HR Bank，表示支持wider range of I/O standards，最高能够支持到3.3v的电压




BANK34和BANK35为HR Bank，表示支持wider range of I/O standards，最高能够支持到3.3v的电压




xc7z020clg484-2



xc7z020clg484-2




Title: ZYNQ7020 484 CORE 1V0 250304		 正点原子
Author: ALIENTEK	Date: Wednesday, April 09, 2025	
Version: V1.0	File: 04 FPGA Bank34,Bank35	
Size: A4	Sheet 4 of 11	




VOLTAGE/JTAG/PLL OPTION






















MIO[8] = 1 ---- MIO bank1 voltage = 1.8V
MIO[2] = 0 ---- cascaded JTAG
MIO[3] = 0 ---- JTAG/NAND/Quad-SPI/SD
MIO[6] = 0 ---- PLL used
MIO[7] = 0 ---- MIO bank0 voltage = 3.3V




Title: ZYNQ7020 484 CORE 1V0 250304		 正点原子
Author: ALIENTEK	Date: Wednesday, April 09, 2025	
Version: V1.0	File: 05 FPGA Bank500,Bank501	
Size: A4	Sheet 5 of 11	















FLASH





eMMC



Power On Sequence:1.0V -> 1.8V -> 1.35V -> 3.3V -> VCCIO



$V_{out}=0.8 \times R1/R2+0.8$



3V3_PG =>> CORE_PG (11)

